

Experiment 6

EEE 3307C

Christopher Iannello

21 April 2026

1

Experiment 6

Lab Partners: Abram Tadros, Yousef Awad, Egor Shevchenko. 04/09/2026

at 9 AM.

Abstract

In this experiment we learned how to design our own amplifiers, simulate them, and correctly measure all the needed parameters.

Equipment

1. Function Generator
2. Oscilloscope
3. DMM
4. Breadboard
5. Transistors
6. Resistors
7. Capacitors

Pre-Lab/Mathematical Work

Experiment 6 Final:

$$V_T = 26 \text{ mV}, V_{BE} = 0.7, \beta = 150$$

Stage 1 Dc:

$$V_{B1} = V_{CC} \cdot \frac{R_2}{R_1 + R_2} = 9 \cdot \frac{200 \text{ K}}{600 \text{ K} + 200 \text{ K}} = 3 \text{ V}$$

$$V_{E1} = V_{B1} - 0.7 = 3 - 0.7 = 2.3 \text{ V}$$

$$I_{C1} \approx I_{E1} = \frac{V_{E1}}{56 + 4.7 \text{ K}} = \frac{2.3}{56 + 4.7 \text{ K}} = 0.4835996636 \text{ mA}$$

$$V_{C1} = V_{CC} - I_{C1} R_C = 9 - (0.484 \text{ mA} \cdot 10 \text{ K}\Omega) = 4.164003364 \text{ V}$$

Stage 2 Dc:

$$V_{B2} = V_{CC} \cdot \frac{R_4}{R_3 + R_4} = 9 \cdot \frac{47 \text{ K}}{47 \text{ K} + 47 \text{ K}} = 4.5 \text{ V}$$

$$V_{E2} = V_{B2} - 0.7 = 4.5 - 0.7 = 3.8 \text{ V}$$

$$I_{C2} \approx I_{E2} = \frac{V_{E2}}{2.2 \text{ K}\Omega} = \frac{3.8 \text{ V}}{2.2 \text{ K}\Omega} = 1.7272727 \text{ mA}$$

Internal Resistance:

$$\text{Stage 1: } R_{T1} = \frac{26 \text{ mV}}{I_{C1}} = \frac{26 \text{ mV}}{0.484 \text{ mA}} = 53.76347826 \Omega$$

$$\text{Stage 2: } R_{T2} = \frac{26 \text{ mV}}{I_{C2}} = \frac{26 \text{ mV}}{1.727 \text{ mA}} = 15.05263182 \Omega$$

Input Resistance:

$$R_i = R_1 \parallel R_2 \parallel R_{in}$$

$$R_{in(\text{Base1})} = 150 \cdot (53.76 + 60) = 17.066 \text{ k}\Omega$$

$$R_i = \frac{1}{\frac{1}{400\text{k}} + \frac{1}{200\text{k}} + \frac{1}{17.066\text{k}}} = 15.13 \text{ k}\Omega$$

Therefore, $R_i > 15 \text{ k}\Omega$

AC Gain:

$$R_{E2} = R_{E2} \parallel R_L = 2.2 \text{ k}\Omega \parallel 1 \text{ k}\Omega = 687.5 \Omega$$

$$R_{in(\text{Base2})} = 150 \cdot (15.05 + 687.5) = 105.383 \text{ k}\Omega$$

$$R_{in2} = \frac{1}{\frac{1}{47\text{k}} + \frac{1}{47\text{k}} + \frac{1}{105.383\text{k}}} = 19.22 \text{ k}\Omega$$

$$A_{V1} = \frac{R_C \parallel R_{in2}}{\text{internal} + R_5} = \frac{\frac{10\text{k} \cdot 19.22\text{k}}{10\text{k} + 19.22\text{k}}}{53.76 + 56} = 59.92$$

$$A_{V2} = \frac{687.5}{15.05 + 687.5} = 0.9785743713$$

$$A_V = A_{V1} \cdot A_{V2} = 58.63693583 \text{ V}$$

Output Resistance:

$$R_{Q_2} = R_C \parallel R_3 \parallel R_4 = \frac{1}{\frac{1}{10k} + \frac{1}{47k} + \frac{1}{47k}}$$


$$= 7.015k\Omega$$

$$R_{E(\text{transistor})} = 15.05 + \frac{7.015k\Omega}{150} = 61.81880097\Omega$$

$$R_o = \frac{61.8 \cdot 2.2k}{61.8 + 2.2k} = 60.12920314\Omega$$

Circuit Designs

Design used for measurements/simulations (Abram's Design):



GO TO NEXT PAGE

Design Number 2 (Egor's Design):

Pre-lab

Experiment 6: Design Project

Problem Statement: Design a small-signal voltage amplifier that meets the following specs:

- 1) Voltage gain of 50 or more
- 2) Maximum input resistance of 15K Ω
- 3) Output resistance of less than 100 Ω
- 4) Maximum undistorted output of 1V peak-to-peak
- 5) Power supply voltage of 9V and lower current drain from supply voltage
- 6) A two-stage small-signal amplifier is more cost effective than a three-stage amplifier design

Design 1:

$V_{B1} = V_{B2} = V_{CC} \cdot \frac{R_2}{R_1 + R_2} = 9 \cdot \frac{250K}{500K + 250K}$
 $V_{B1} = 3V, V_{E1} = 3 - 0.7 = 2.3V$
 $I_{E1} = \frac{2.3V}{5.1K} \approx 0.451mA$
 $I_{C1} \approx 0.451mA$
 $R_{E1} = \frac{R_1 R_2}{R_1 + R_2} = 16.67K$
 $3 = (16.67K)(I_{C1}) + (0.451mA)(5.1K)$
 $0.7 \approx 16.67K(I_{C1}) \rightarrow I_{C1} = 4.2\mu A$
 $I_{C1} = 0.451mA$
 $V_C = V_{CC} - I_{C1} R_{C1}$
 $V_C = 9 - (0.451mA)(16K)$
 $V_C = 1.8512V$
 $R_{C1} = 16K$
 $R_{1a} = 500K$
 $R_{1b} = 250K$

$$\text{CE Internal Resistance} = \frac{V_{in}}{I_{CQ1}}$$

$$= \frac{26 \text{ mV}}{0.4552 \text{ mA}} \approx 57.12 \Omega$$

CE

$$V_{B_2} = V_{B_1} = V_{CC} \cdot \frac{R_{2b}}{R_{2b} + R_{2a}} = 9 \cdot \frac{50k}{50k + 50k} = 4.5 \text{ V}$$

$$V_{E_2} = 4.5 - 0.7 = 3.8 \text{ V}$$

$$I_{EQ_2} = \frac{V_{E_2}}{R_{E_2}} = \frac{3.8 \text{ V}}{2k} = 1.9 \text{ mA}$$

$$I_{CQ} = \frac{150}{151} (1.9 \text{ mA}) \approx 1.89 \text{ mA}$$

$$R_2 = R_2 = 50k\Omega, R_E = 2k, R_L = 1k$$

$$\text{CE Internal Resistance} = \frac{26 \text{ mV}}{2k} = 13 \Omega$$

$$R_i = R_{2a} \parallel R_{2b} \parallel R_{in}$$

$$R_{in} = \beta (R_{internal} + R_{E_1}) = 150 (57.12 + 1000) = 23568 \Omega$$

$$R_i = 500k \parallel 250k \parallel 23568 \approx 20.65k = R_{input}$$

$$20.65k > 15k \quad \checkmark$$

$$R_o = R_{E_2} \parallel R_L = 2k \parallel 1k \approx 667 \Omega$$

$$R_{in}(CE) = 150 \cdot (13 + 667) = 102k$$

$$R_{in2} = 50k \parallel 50k \parallel 102k \approx 20.08k$$

$$A_{V_1} = \frac{R_o \parallel R_{in2}}{R_{internal_1} + R_{E_1}} = \frac{667 \parallel 20.08k}{57.12 + 1000} \approx 56.67$$

$$A_{V_2} = \frac{667}{13 + 667} = 0.98$$


$$A_v = 56.67 \cdot 0.98 \approx 55.54$$


$$R_C \parallel R_{L1} \parallel R_{L2} = 16k \parallel 50k \parallel 50k \approx 9.76k$$

$$13 + \frac{9.76k}{150} = 78.067 \Omega$$


$$R_o = \frac{78.067\Omega \cdot 2k}{78.067 + 2k} = 75.13 \Omega \approx 100 \Omega$$

Simulation schematic






Input 1mV(green waveform) output ~51mV(blue waveform). $A_v \approx 51 > 50$




$R_{in} = 10^{(87/20)} = 22387 \text{ ohms} > 15k \text{ ohms}$, input resistance spec met



$R_{out} = 10^{(37.2/20)} = 72.44 \text{ ohms} < 100 \text{ ohms}$, output resistance specification met

GO TO NEXT PAGE

Design Number 3 (Yousef's):



$$R_i = R_1 \parallel R_2 \parallel R_{in} = 820k \parallel 220k \parallel R_{in} = 19.6k\Omega \quad \checkmark$$

$\uparrow > 15k\Omega$

$$R_{in} = \frac{150 \cdot 26mV}{\left(\frac{1.2V}{6.2k\Omega}\right)} = 22.2k\Omega$$

$$A_v = \frac{1.27V}{20mV} = 63.5 \quad \checkmark$$

$\uparrow > 50$

$$R_o = \frac{R_c (V_o - V_c)}{V_c \rightarrow 1.26}$$

$$A_{v_L} = \frac{1.26V}{20mV} = 63$$


$\uparrow$
gain loaded

$\uparrow > 50$

$$R_o = \frac{10k \cdot (1.27 - 1.26)}{1.26} = 79.365\Omega \quad \checkmark$$

$\uparrow < 80\Omega$

Design Number 3 LtSpice (Yousef's):




GO TO NEXT PAGE

Simulation (For Design Used in Experiment)


Part 1

Voltage Gain of around 55mV:





Part 2

Input Resistance given these values obtained from LTspice. We can calculate $R_I = 10\text{mV} / 536.04\text{nA} = 18.655 \text{ k}\Omega$ which is greater than $15 \text{ k}\Omega$




Part 3

To achieve the required output resistance we first measure V_{out} with R_L connected and with it disconnected. Finally, we used this formula to calculate it, $R_{OUT} = 1\text{k} * (V_{Disconnected}/V_{Connected} - 1) = 1000 * ((1.21/1.09) - 1) = 110 \Omega$



Part 4


Tested the maximum unclipped voltage of $1.4 - (-0.6) = 2V$



GO TO NEXT PAGE


Experiment Procedure

Breadboard Circuit:




Part 1

In the first part of the lab, we used the oscilloscope in order to measure the voltage gain which was measured at around 52.76 mV.



Part 2

In the second part of the lab, we used the V_{IN} and I_S values to measure input resistance. We used 60 mV for V_{IN} , which results in about 26k ohms.



Part 3

In the third part of the lab, we measured the output resistance using

$$R_{OUT} = 1k * (V_{Disconnected}/V_{Connected} - 1) = 1000 * ((1.21/1.09) - 1) = 110 \Omega$$


Part 4

In the fourth part of the lab, we utilized the oscilloscope to measure the clipped and unclipped voltage at $V_{IN} = 20 \text{ mV}$ and $V_{IN} = 30 \text{ mV}$.

This picture is for $V_{IN} = 20 \text{ mV}$ for unclipped voltage.



This picture is for $V_{IN} = 30 \text{ mV}$ for clipped voltage.



Conclusion

In conclusion, in this design lab, we learned how to use our analysis skills that we have gained during the semester to finally design a two-stage AC Transistor amplifier to achieve the design requirements given to us.